

<b>INFORMATION DISCLOSURE CITATION FORM FOR PATENT APPLICATION (FORM PTO-1449) (Substitute)</b>			Docket No.: YOR920030139US1  Applicant(s): Chirag S. PATEL  Filing Date:		Serial No.:  Group:	
<b>U.S. PATENTS</b>						
Initials	Patent Number	Issue Date	Name	Class	Sub-class	Filing date
<b>FOREIGN PATENT DOCUMENTS</b>						
Initials	Document Number	Date	Country	Name	Translation? Yes/No/n/a	
<b>OTHER DOCUMENTS (Title, Author, Date, Pages, Etc., if known)</b>						
	S. Kiyono et al, Consideration of Chip Circuit Damages on DCS-FBGA Packages					
	Wu, L., Wang, Y. P., Hsiao C. S., "Innovative Stack-Die Package – S2BGA					
	M. Sunohara et al., Development of Wafer Thinning and Double-Sided Bumping					
	Technologies for the Three-dimensional Stacked LSI, all three presented at					
	52nd Electronic Components and Technology Conference, May 2002, San Diego, CA					
	Intel Stacked Chip Scale Packaging Products, available at					
	<a href="http://www.intel.com/design/flcomp/prodbref/298051.htm">http://www.intel.com/design/flcomp/prodbref/298051.htm</a>					
Examiner's Signature:				Date Considered:		
Initial if reference was considered, whether or not citation is in conformance with MPEP. Mark through citation if not considered. Include a copy of this citation form with your next correspondence to the Applicant(s).						